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ABSTRACT The potential applications of carbon nanotubes grown for semiconductor and sensor 
devices are immense. But, this growth must be CMOS compatible and over large areas, in excess of 4 
inches in diameter, for any industrial interest. Reports of low temperature growth of carbon nanotubes 
have mostly resulted in false dawns in the context of CMOS production, with direct integration for mass 
manufacturing remaining a challenge, as lower synthesis temperatures matched to manufacturing result 
in nanotubes with high defect levels. We report a unique ‘top-down’ synthesis method that allows 
energy delivery directly to the catalyst, resulting in higher quality nanotube growth at compatible low 
substrate temperatures. This growth is demonstrated over a large area, whilst maintaining the silicon 
substrate below 350°C. Long-range ordering of carbon nanotubes is supported by well developed 
second-order Raman peaks and HREM.  The methodology developed is suitable to produce many nano-
material systems, including graphene and silicon nanowires. 
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The ITRS Roadmap
1
 highlights CMOS interconnects as a problem to be solved based on the current 
state-of-the-art knowledge in the IC sector for next generation 32nm node circuits, and large IC 
manufacturers are actively working towards a breakthrough in non-standard alternative technologies to 
fill in an industrial need. The exceptional properties
2,3
 of carbon nanotubes have made them very 
attractive in solving some of the key challenges faced at the individual device-component level in the 
semiconductor ITRS roadmap
1
. In the integration of carbon nanotubes into microelectronic applications, 
the synthesis temperature is critical among the various process parameters for CMOS integration 
compatibility. Currently, carbon nanotubes with electronic properties suitable for interconnect 
applications are typically grown at temperatures of 650°C to 900°C, which are not compatible with most 
semiconductor material systems and with CMOS processes. At temperatures as high as these, thermal 
stresses are severe and the diffusion of carefully placed dopants will take place. Compatibility with the 
packaging and other back-end processing that needs to take place in the total IC process limits these 
temperatures to below 400°C for industrial implementation.  
Progress has been reported recently in the lowering of the synthesis temperature, with reports of 
growth obtained using plasma-enhanced chemical vapour deposition (PECVD)
4-7
. However, in many 
cases demonstrating low temperature growth, the large area reproducibility and/or the quality of the 
nanotubes are not fully reported, or the growth results in carbon nanofibres (instead of nanotubes)
4-7
, 
with many internal material defects which affect their use as interconnects, requiring further annealing 
or opening up of inner-layer conduction channels via mechanical polishing
8, 9
. There has been a singular 
reporting of growth of SWNTs at low temperatures (below 400°C)
10
, non-uniform and over small areas, 
whilst follow-up attempts used temperatures in the region of 600°C
11
. There have been no further 
reports of such growth being repeated or made industry-compatible. All these methodologies currently 
have not overcome one important drawback, which is process scalability and this is one of the main 
drives for the radical technological change described here.   
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Conventionally, low-temperature growth refers to no thermal energy being provided to the substrate, 
with only plasma and chemical heating being induced at the growth front. This requires a qualification 
of the local and bulk temperatures as well as the specific contributions from plasma and chemical 
processes versus the physical furnace annealing. 
RESULTS AND DISCUSSION 
We present a radical technological approach based on a NanoGrowth
®
 Platform with a low 
temperature growth module, where the energy is delivered with extremely fast heating rates from the top 
using optical Infrared (IR) heating. Furthermore, the energy balance is controlled through an electrically-
conducting thermal barrier-layer (TBL) which transmits, absorbs and reflects electromagnetic radiation 
such that heat is delivered preferentially to and at the catalyst and controlled through a liquid-cooled 
chuck onto which the substrate is clamped. In this report, the substrate ‘bulk’ temperature is deliberately 
maintained below 350°C whilst manufacturing carbon nanotubes of a quality associated with growth 
temperatures above 700°C. The temperature of 350°C is used as a reference from the processing 
constraints of semiconductor processing. 
 The technology implemented here for nanostructure growth acts on almost every aspect of the 
growth process. The energy is delivered quickly and efficiently to the catalyst using IR heating at much 
higher rates in comparison to plasma or conventional heating. The high rate of heating also allows the 
growth to be carried more precisely at higher pressures, resulting in faster rates of growth and a more 
efficient removal of excedent heat via the gas rather than through the substrate. The TBL serves two 
distinct purposes: the first is to reflect infrared radiation away from the substrate back to the catalyst and 
the second is to act as a physical thermal barrier
12
 between the growing CNTs and the Si substrate. 
Monitoring the substrate temperature during growth in a manner which is CMOS compatible is non-
trivial. The plasma above the substrate complicates monitoring from above, whilst embedded 
thermocouples or fiducial thermal markers are affected by the cooled holder’s thermal inertia and may 
not be CMOS compatible, giving readings that deviate from the temperature in the Si substrate. Our 
approach is to monitor the temperature of the wafer using a pyrometer (calibrated against the Aluminum 
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freeze point – see Supplementary Information). Figure 1a shows a schematic diagram of the energy 
delivery to the catalyst during the growth of carbon nanotubes and the temperatures recorded during test 
runs using Ti layers of varying thicknesses coated with 15nm of TiN, at different process pressures. 
Figure 1b illustrates the role of the process pressure and the barrier layers’ dual function as an optical 
and then a thermal barrier. The growth pressure is a significant component in our energy balance 
equation (Figure 2a), as the surface heat generated from the IR lamps, the plasma and the chemical 
deposition reaction itself is removed via the gases in the chamber, maintaining the substrate at lower 
temperatures (275°C at 5 Torr as opposed to 475°C at 2 Torr for a 240nm-thick Ti barrier layer). It is 
this unique top-down heating arrangement which allows one to maintain high temperatures in the region 
of the catalyst and rapid cooling through increased process pressures. In general, as the barrier layer gets 
thicker, most of the radiation is reflected and this is confirmed when comparing the onsets of the 
temperature behavior first below and then above 200nm (Figure 1c). Figure 1d confirms a marked 
increase in the reflection coefficient
13
 (calculated for 825nm wavelength light incident at 45°, p-
polarized –see Supplementary Information) for coating thicknesses above 200nm. As the whole sample 
begins to heat from the top down, the barrier layer’s thermal inertia also acts to protect the substrate 
from heating.  
To simulate growth on a substrate commonly used in industry, a sandwiched copper layer 
(TiN(15nm)/Cu(200nm)/TiN(15nm) is used. The TiN/Cu architecture was used with interconnects in 
mind, as they are easily sputter-deposited as very thin films. Other barrier architectures are available, 
depending on the applications required, such as providing optically transparent layers. Nickel 
nanoparticles are deposited on the barrier layer. The pyrometer reading is kept below 350°C through 
control of the delivered energy from the lamps and the gas pressure. Figure 2a shows an optical 
photograph of low-temperature, patterned-growth of aligned high-quality carbon nanotubes on a 4 inch 
Si wafer, with SEM images showing detail of the nanotube growth (fig 2b). The average length of the 
nanotubes is ~300nm, giving a growth rate of ~30nm/min. This lower growth rate was used for this 
specific example, but can be increased (by an order of magnitude, if necessary) or decreased, depending 
 5 
on the quality of CNT growth required. The growth is not limited by the catalyst diameter and their 
length scales with the growth time.  The nanotubes are vertically aligned and follow a tip-growth 
method, with the nickel particle at the tip of the nanotube. There appears to be a fair quantity of nickel 
particles at the bottom of the growth, as evidenced from the pre-carbon K-edge energy-filtered TEM 
image in Figure 3a. High-resolution TEM (Fig 3b) of the tip of carbon nanotube and its catalyst reveals 
in its diffractogram (Fig 3c) not only the usual 002 (3.34Å) reflections but also the 110 or the equivalent 
111 (1.96Å) (-see Supplementary Information), suggesting longer range ordering of the component inner 
tubes (-see Supplementary Information for a HREM image of the shaft of the nanotube). Also significant 
is the faceting of the carbon cap at the top of the catalyst in Fig. 3b, which indicates higher crystallinity 
and serves as extra evidence of the much increased temperatures available at the catalyst during the 
growth process. The highly uniform but small clusters with many potential dangling bonds of graphene-
like islands on the top surface of the catalyst is striking. 
Raman spectroscopy strongly suggests that the nanotubes have a similar quality to those grown at 
temperatures higher than 700°C through the presence of distinct second-order spectrum peaks (Fig. 4a). 
Second order Raman peaks are associated with well developed multiple scattering optical 
interactions
14,15
, as seen in fullerites (Fig. 4b) The Raman spectrum shows a slightly higher D-band than 
G-band, resulting in a higher ID/IG ratio (1.01) - see Supplementary information for a description of the 
Raman spectral features. The very narrow FWHM of the D-band (~50cm
-1
) is striking. The D-band is 
generally indicative of defects in the carbon materials i.e., carbonaceous impurities with sp
3
-bonding, 
broken sp
2
 bonds in the sidewalls but can also be associated with breathing modes in small clusters of 
sp
2
-bonded graphene layers. The 514nm Raman spectrum in Figure 4 is very similar to spectra from 
graphene nano-ribbons
16
, but without the 1620cm
-1
 D'-peak. In the case of high-quality graphene, the G-
band is usually accompanied by a well developed 2D-peak (~2680 cm
-1
). This indicates that the 
narrowness of our D-band is due to small graphene clusters on the top of the CNT growth. The ID/IG 
ratio is often used as an indicator of the quality of the nanotubes, with lower ratios suggesting a lower 
defect level. If however, our D-peak is a result of highly-ordered breathing modes of sp
2
-bonded 
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graphene planes in the multiple layers of the MWCNT structures, then the G-band observed is due to 
well-ordered inner-core CNT structures. The G-band results from stretching modes of sp
2
 bonded 
carbon in hexagonal planes and is synonymous with the graphitic nature of the sample i.e. crystallinity 
of the sample, pristine arrangement of atoms. The G’-band is indicative of long-range order in samples 
and arises from the two-phonon, second-order scattering process that results in the creation of inelastic 
phonons. More importantly, the presence of second order Raman suggests there is long range order, as it 
signifies the increase in crystal size. Li et al.
15
 show HREM and Raman spectra in the 500-3500 cm
-1
 
range from aligned CVD CNTs grown at 700°C which are similar to our data in Fig. 3 and 4. The 2705, 
2945 and 3244 cm
-1
 bands can all be attributed to long-range order. They have also observed that 
aligned carbon nanotubes have a strong D-line
14,15
. 
The ID/IG ratio of 1.01 is typical of nanotubes synthesised using nickel catalysts at temperatures above 
550°C. Given the short length of the nanotubes, it is possible that there is a strong contribution from the 
dome tips of the aligned nanotubes, giving rise to a stronger D band, as suggested by Antunes et al
14
. 
Other supporting evidence lies in the relatively narrow linewidths of the peaks (D band =66.6cm
-1
, G 
Band = 56 cm
-1
). In comparison, carbon nanotubes synthesised at 500°C using thermal CVD shows 
much wider bandwidths (D = 96.3 cm
-1
, G = 56 cm
-1
), higher ID/IG ratios (2.14) and lack of distinct 
second order spectra. The narrower linewidth in general indicates a smaller range of stretching 
frequencies, typically from a more ordered structure. 
 The suggested growth process begins with some scattering of the IR energy by the nickel catalyst 
while most of it is reflected by the barrier layer. The initial heating is probably insufficient for nanotube 
growth but enough to initiate the aggregation of some of the Ni catalyst particles. As the plasma starts 
depositing carbon onto the nickel particles, the carbon increases the absorption of IR energy. The 
heating acquired is lost both through the surrounding surface hydrogen gases and thermal conductance 
into the silicon wafer. When the heating reaches a sufficient level, the nanotubes start to nucleate and 
grow. As the nanotubes increase in length, they absorb further IR energy leading to the annealing of 
defects, whilst the high gas pressures available in this growth method act to limit the heat transfer to the 
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TBL and consequently to the Si substrate. In the process demonstrated here, the whole growth surface 
was protected from heating by the thermal barrier layer. Where selective growth is required, one can 
either mask the irradiation source or the growth substrate using reflective masks. Remembering also that 
the  reflective properties of thin films are optimised through their thickness, we have in this approach a 
great versatility for growth architectures. 
  Using a multi-technological improved approach to nanotubes growth, we have shown for the 
first time patterned growth of high-quality carbon nanotubes over large areas at CMOS compatible 
temperatures. This has been achieved by focusing on delivering the energy required at the catalyst using 
a top-down approach and a carefully chosen metallic barrier with a dual role: optical and thermal barrier. 
For the first time, technology exists to bring high-quality carbon nanotube growth into mainstream 
CMOS processes. 
ACKNOWLEDGMENT: EPSRC are acknowledged for partially funding this research via a Portfolio 
Partnership Award. We thank Dr Lok Cee Chong for the use of the C60-fullerene Raman spectrum. 
SUPPORTING INFORMATION PARAGRAPH  
Supporting information consists of: (1) Details of the method for measuring the substrate temperature 
using a pyrometer and the calibration method for the pyrometer, (2) Details of the structure used in the 
optical simulations by GranFilm Software, (3) Description of the growth statistics (including 
histograms) of the initial catalyst used for the growth of CNTs, (4) HREM images of  the tip and the 
shaft of a typical CNT, together with spatial filtering analysis, (5) a summary of the main Raman 
spectral features of graphite-like carbon. 
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FIGURE CAPTIONS  
Figure 1. a) Schematic of the energy delivery diagram. The substrate (coloured silver) sits on a liquid-
cooled chuck. The substrate coating reflects the energy delivered from the top via infrared radiation and 
also acts as a thermal barrier between the growth front and the substrate. b) The pressure of the process 
gases plays a crucial role in removing excedent heat from the growth front, so that it does not result in 
heating the substrate. With hydrogen as the dilution gas at 3 Torr, the substrate temperature can be 
maintained well below 300°C. c) The role of the coating to reflect radiation and act as a thermal barrier 
is revealed here on Ti coatings of various thicknesses. At the onset of the process, the Si substrate is 
transparent to IR radiation, and the 80nm of coating is not effective in reflecting the IR radiation. 
However, it is acting as a thermal barrier to stop the Si substrate heating quickly and becoming opaque. 
Thicker coatings result in lower substrate temperatures. d) Simulations of reflection coefficients for 
infrared radiation show that substrate coating thicknesses of 200nm are most effective. 
Figure 2. a) Optical photograph of a 4-inch Si wafer with patterned growth of carbon nanotubes. b) 
SEM image of the carbon nanotubes grown and inset, the edge at one of the letters. 
Figure 3. a) pre-carbon K-edge energy-filtered TEM image of the grown CNT film in cross-section. 
The image reveals some of the catalyst coalesces at the base and the length of the grwon carbon 
nanotubes is related to the diameter of the catalyst. b) HREM image of the tip of a grown CNT shows 
highly-faceted graphene layers. c) The diffractogram of image in Fig. 3b) shows not only the 002 
reflections but also the 110 or 111 reflections from graphite, suggesting some longer-range ordering. 
Figure 4. The 514nm Raman spectrum from our grown CNTs is similar to that obtained from CNTs 
grown at much higher temperatures, of ~700°C. The presence of second-order well-defined peaks and 
the narrow bandwidths of the D and G-bands suggests a high level of crystallinity. The similarity of the 
second-order Raman spectrum to that from CVD-grown C60 fullerene indicates the presence of small, 
graphene-like clusters at the tip of the nanotubes. 
 9 
REFERENCES  
1. ITRS 2008 update. http://www.itrs.net/Links/2008ITRS/Home2008.htm 
2.
 
Poncharal, P.; Berger, C.; Yi, Y.; Wang, Z.L; de Heer, W.A. Room temperature ballistic conduction 
in carbon nanotubes. J. Phys. Chem. 2002, B 106, 12104-12118; Frank, S., Poccharal, P., Wang, W.L., 
de Heer, W.A. Carbon nanotube quantum resistors. Science 1998, 280, 1744-1746.  
3. Akturk, A.; Goldsman, N.; Pennington G.; Wickenden, A. Terahertz current oscillations in single-
walled zigzag carbon nanotubes. Phys. Rev. Lett. 2007, 98, art. no. 166803; Javey, A.; Guo, J.; Wang, 
Q.; Lundstrom, M.; Dai, H.J. Ballistic carbon nanotube transistors. Nature 2003, 424, 654-657. 
4. Boskovic, B. O.;  Stolojan, V.; Khan, R. U. A.; Haq, S.; Silva, S. R. P. Large-area synthesis of 
carbon nanofibres at room temperature, Nat. Mat. 2002, 1, 165 -168. 
5. Hofmann, S.; Kleinsorge, B.;  Ducati, C.; Robertson, J. Controlled low-temperature growth of 
carbon nanofibres by plasma deposition, New J. Phys. 2003, 5, art. no 153. 
6. Minea, T. M.; Point, S.; Granier, A.; Touzeau, M. Room temperature synthesis of carbon nanofibers 
containing nitrogen by plasma-enhanced chemical vapor deposition, Appl. Phys. Lett. 2004, 85, 1244-
1246. 
7. Shyu Y-M.; Hong F.C.N., Low-temperature growth and field emission of aligned carbon nanotubes 
by chemical vapor deposition, Mat. Chem. Phys. 2001, 72, 223. 
8. Yokoyama, D.; Iwasaki, T.; Yoshida, T.; Kawarada, H., Sato, S.; Hayakushima, T.; Nihei, M.; 
Awano, Y. Low temperature grown carbon nanotube interconnects using inner shells by chemical 
mechanical polishing, Appl. Phys. Lett. 2007, 91, art. no. 263101. 
9. Kawabata, A; Sato, S; Nozue, T; Hyakushima, T.; Norimatsu, M; Mishima, M.; Murakami, T.; 
Kondo, D.; Asano, K.; Ohfuti, M.; et al., Robustness of CNT via interconnect fabricated by low 
 10 
temperature process over a high-density current, Proceedings of the 2008 IEEE Interconnect Technology 
Conference 2008, 237-239. 
10. Cantoro, M.; Hofmann, S.; Pisana, S.; Scardaci, V.; Parvez, A; Ducati, C.; Ferrari, A.C.; 
Blackburn, A. M.; Wang, K-Y; Robertson, J. Catalytic chemical vapor deposition of single-walled 
nanotubes at low temperatures, Nano Letters 2006, 6, 1107-1112. 
11. Kondo, D.; Sato, S.; Kawabata, A.; Awano, Y. Selective growth of double- and single-walled 
carbon nanotubes on a substrate at 590 degrees C,  Nanotechnology 2008, 19, art. no. 435601 (2008). ; 
Robertson, J.; Zhong, G.; Telg, H.; Thomsen, C.; Warner, J. H.; Briggs, G. A. D.; Dettlaff-Beglikowska, 
U.; Roth, S.. Growth and characterization of high-density mats of single-walled carbon nanotubes for 
interconnects, Applied Physics Letters 2008, 93, 163111. 
12. Chen, G. Y.; Poa, C. H. P.;  Henley, S. J.; Stolojan, V.; Silva, S. R. P.; Haq, S. Deployment of 
titanium thermal barrier for low temperature carbon nanotube growth,  Appl. Phys. Lett. 2005, 87, art. no 
253115. 
13. Lazzari, R.; Simonsen, I., Granfilm: a software for calculating thin-layer dielectric properties and 
Fresnel Coefficients, Thin Solid Films 2002, 419, 124-136. 
14. Antunes, E. F.;  Lobo, A.O.; Corat, E. J.; Trava-Airoldi, V. J.;   Martin, A.A.; Verissimo, C.; 
Comparative study of first and second order Raman specra of MWCNT at visible and infrared laser 
excitation, Carbon 2006, 44, 2202-2211. 
15. Li, W.; Zhang, H.; Wang, C.;  Zhang, Y; Xu, Li; Zhu, K.; Xie, S. Raman characterization of 
aligned carbon nanotubes produced by thermal decomposition of hydrocarbon vapor. Appl. Phys. Lett. 
1997, 70, 2684-2686. 
 
 
 11 
SYNOPSIS TOC  
 
A radical design approach for the delivery of the energy required for CVD growth of carbon nanotubes 
at and mostly at the catalyst allows for CMOS-compatible growth of high-quality carbon nanotubes, 
over scalable, large areas, at temperatures below 350ºC. 
